Parallel In – Serial Out

1,359 Comments

Verilog HDL Program for Parallel In – Serial Out Shift Register

Verilog HDL Program for Parallel In – Serial Out Shift Register. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 module piso1(sout,sin,clk); output sout; input [3:0]sin; input clk; wire [3:0]q; inv u1(p,sl); and1 u2(n,sin[1],p); and1 u3(r,sl,q[0]); or1 u4(s,n,r); and1 u5(t,sin[2],p); and1 u6(u,sl,q[1]); or1 […]