Verilog HDL Program for Decade Counter

Simulated Waveform for Decade Counter Saturday, June 9th, 2012  »  Posted By  »  Total 0 Comment

Verilog HDL Program for Decade Counter. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 module mod10(qo,clk); output [3:0]qo; input clk; inv u1(qc,q3); inv u2(qb,q1); inv u3(qa,q0); and1 u4(j3,q1,q0,q2); assign k3=q0; and1 u5(k2,q1,q0); assign j2=k2; and1 u6(j1,qc,q0); assign k1=q0; assign j0=1′b1; assign k0=1′b1; jk1 […]

Verilog HDL Program for Parallel In – Serial Out Shift Register

Simulated Waveform for Parallel In – Serial Out Shift Register Saturday, June 9th, 2012  »  Posted By  »  Total 0 Comment

Verilog HDL Program for Parallel In – Serial Out Shift Register. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 module piso1(sout,sin,clk); output sout; input [3:0]sin; input clk; wire [3:0]q; inv u1(p,sl); and1 u2(n,sin[1],p); and1 u3(r,sl,q[0]); or1 u4(s,n,r); and1 u5(t,sin[2],p); and1 u6(u,sl,q[1]); or1 […]

Verilog HDL Program for D flip flop using RS flip flop

Simulated Waveform for D flip flop using RS flip flop Saturday, June 9th, 2012  »  Posted By  »  Total 1 Comment

Verilog HDL Program for D flip flop using RS flip flop. 1 2 3 4 5 6 7 module sr2d(q,q1,d,clk); output q,q1; input d,clk; wire x; inv u1(x,d); srff u2(q,q1,x,d,clk); //srff u(q,q1,r,s,clk); endmodule

Verilog HDL Program for NOR Logic Gate

Simulated waveform for Nor Gate Thursday, May 31st, 2012  »  Posted By  »  Total 0 Comment

The NOR gate is a digital logic gate that implements logical NOR. A HIGH output (1) results if both the inputs to the gate are LOW (0); if one or both input is HIGH (1), a LOW output (0) results. NOR is the result of the negation of the OR operator. NOR is a functionally […]

Verilog HDL program for AND Logic gate

Simulated waveform for And Gate Thursday, May 31st, 2012  »  Posted By  »  Total 0 Comment

The AND gate is a basic digital logic gate that implements logical conjunction. A HIGH output (1) results only if both the inputs to the AND gate are HIGH (1). If neither or only one input to the AND gate is HIGH, a LOW output results. In another sense, the function of AND effectively finds […]

Verilog HDL program for Inverter Logic gate

Simulated waveform for Inverter Thursday, May 31st, 2012  »  Posted By  »  Total 0 Comment

In digital logic, an inverter or NOT gate is a logic gate which implements logical negation. An inverter circuit outputs a voltage representing the opposite logic-level to its input. 1 2 3 4 5 module inv(o,a); output o; input a; assign o=!a; endmodule

Question and Answer
C/C++ Unix & Linux Wordpress
Source codes
C C++ Java

Free email signup

Email: