Verilog HDL program for Inverter Logic gate

Share on FacebookTweet about this on TwitterDigg thisPin on PinterestShare on LinkedInShare on StumbleUponShare on TumblrShare on Google+Email this to someone

In digital logic, an inverter or NOT gate is a logic gate which implements logical negation. An inverter circuit outputs a voltage representing the opposite logic-level to its input.

1
2
3
4
5
module inv(o,a);
    output o;
    input a;
    assign o=!a;
endmodule
Simulated waveform for Inverter
Simulated waveform for Inverter

Share on FacebookTweet about this on TwitterDigg thisPin on PinterestShare on LinkedInShare on StumbleUponShare on TumblrShare on Google+Email this to someone

Leave a Reply