Verilog HDL Program for the function f=x>>3 + x<<4.
1 2 3 4 5 6 7 8 9 10 11 12
module sftsum(f,x); output [3:0]f; input [3:0]x; reg [3:0]f; reg [3:0]a,b; always @ (x) begin a=x>>3; b=x<<4; f=a+b; end endmodule
This is the one stop educational site for all Electronic and Computer students. If you want to learn something new then we are here to help. We work on Microcontroller projects, Basic Electronics, Digital electronics, Computer projects and also in basic c/c++ programs.
Copyright©2012 electrofriends.com All Rights Reserved