Verilog HDL Program for T flip flop using RS flip flop.
1 2 3 4 5 6 7 8 | module sr2t(q,q1,t,clk); output q,q1; input t,clk; wire x,y; and1 u1(x,t,q1); and1 u2(y,t,q); srff u3(q,q1,y,x,clk); //srff u(q,q1,r,s,clk); endmodule |

Simulated Waveform for T flip flop using RS flip flop
Description :
This is the one stop educational site for all Electronic and Computer students. If you want to learn something new then we are here to help. We work on Microcontroller projects, Basic Electronics, Digital electronics, Computer projects and also in basic c/c++ programs.
#Home #Sitemap #Resources #Terms of Use
Copyright©2012 electrofriends.com All Rights Reserved
Contact:info@electrofriends.com