Verilog HDL Program for Serail In – Serial Out Shift Register

Verilog HDL Program for Serail In – Serial Out Shift Register.

1
2
3
4
5
6
7
8
module sipo(sout,sin,clk);
    output [3:0]sout;
    input sin,clk;
    dff2 u1(sout[0],sin,clk);
    dff2 u2(sout[1],sout[0],clk);
    dff2 u3(sout[2],sout[1],clk);
    dff2 u4(sout[3],sout[2],clk);
endmodule
Simulated Waveform for Serail In – Serial Out Shift Register
Simulated Waveform for Serail In – Serial Out Shift Register

81 Responses to “Verilog HDL Program for Serail In – Serial Out Shift Register”

  1. Reva Pickrell

    AliExpress features items from sellers all all over the world.

    Reply

Leave a Reply