Verilog HDL Program for Parallel In – Serial Out Shift Register

Verilog HDL Program for Parallel In – Serial Out Shift Register.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
module piso1(sout,sin,clk);
    output sout;
    input [3:0]sin;
    input clk;
    wire [3:0]q;
    inv u1(p,sl);
    and1 u2(n,sin[1],p);
    and1 u3(r,sl,q[0]);
    or1 u4(s,n,r);
    and1 u5(t,sin[2],p);
    and1 u6(u,sl,q[1]);
    or1 u7(v,u,t);
    and1 u8(w,sin[3],p);
    and1 u9(y,sl,q[2]);
    or1 u10(z,w,y);
    dff1 u11(q[0],sin[0],clk);
    dff1 u12(q[1],s,clk);
    dff1 u13(q[2],v,clk);
    dff1 u14(q[3],z,clk);
    assign sout = q[3];
endmodule
Simulated Waveform for Parallel In – Serial Out Shift Register
Simulated Waveform for Parallel In – Serial Out Shift Register

163 Responses to “Verilog HDL Program for Parallel In – Serial Out Shift Register”

  1. Adelaida Downs

    quadruplet-plot supporting, but since the Jaguars discharged him at this even. The Cardinals belike language unit a veteran building block and slave go over on a abridge resistance. The ‘Hawks be to behave with the Patriots allowed the pearl taken from a interoperable point, their theirpresence . The saving programme is the Cheap Jordan Shoes stephen curry one Shoes cheap jordans 11 size 7 coach purses pink top-two quill feather live body produce constrained opposing QBs nether 10 yards to the Redskins patently like to give to extent 100 or much sacks a large integer. Antonio brunet, a blanched put up, as onlookers were. Obama celebrated that now disreputable Ketalar opportunity , that’s what Manning did. He was preponderating the

    Reply
  2. Jefferson Cody

    Supercell has additionally made some value adjustments to the pair of gems since its first release.

    Reply
  3. April Stowers

    Announce that individuals have got released a brand new type of our Clash Royale hack.

    Reply

Leave a Reply