Verilog HDL Program for Parallel In – Serial Out Shift Register

Verilog HDL Program for Parallel In – Serial Out Shift Register.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
module piso1(sout,sin,clk);
    output sout;
    input [3:0]sin;
    input clk;
    wire [3:0]q;
    inv u1(p,sl);
    and1 u2(n,sin[1],p);
    and1 u3(r,sl,q[0]);
    or1 u4(s,n,r);
    and1 u5(t,sin[2],p);
    and1 u6(u,sl,q[1]);
    or1 u7(v,u,t);
    and1 u8(w,sin[3],p);
    and1 u9(y,sl,q[2]);
    or1 u10(z,w,y);
    dff1 u11(q[0],sin[0],clk);
    dff1 u12(q[1],s,clk);
    dff1 u13(q[2],v,clk);
    dff1 u14(q[3],z,clk);
    assign sout = q[3];
endmodule
Simulated Waveform for Parallel In – Serial Out Shift Register
Simulated Waveform for Parallel In – Serial Out Shift Register

824 Responses to “Verilog HDL Program for Parallel In – Serial Out Shift Register”

  1. Finn Luft

    In this article, part of our Marketing Technology Landscape series , we look at how software can automate your video marketing campaigns.

    Reply
  2. Brenton Alison

    It?s hard to come by well-informed people in this particular subject, but you seem like you know what you?re talking about! Thanks

    Reply
  3. Faye Tolbert

    Our tour information was very useful to find us the right methods to get to locations we wished to go.

    Reply

Leave a Reply