Verilog HDL Program for Parallel In – Parallel Out Shift Register

Verilog HDL Program for Parallel In – Parallel Out Shift Register

1
2
3
4
5
6
7
8
9
module pipo(sout,sin,clk);
    output [3:0]sout;
    input [3:0]sin;
    input clk;
    dff1 u1(sout[0],sin[0],clk);
    dff1 u2(sout[1],sin[1],clk);
    dff1 u3(sout[2],sin[2],clk);
    dff1 u4(sout[3],sin[3],clk);
endmodule
Simulated Waveform for Parallel In – Parallel Out Shift Register
Simulated Waveform for Parallel In – Parallel Out Shift Register

463 Responses to “Verilog HDL Program for Parallel In – Parallel Out Shift Register”

  1. Jami Stanford

    רוצים לראות בחתונה שברשותכם והתקציב.

    Reply
  2. Jeanett Wymark

    I believe this is among the most significant info for me. And i’m happy studying your article. However want to remark on some basic issues, The website style is perfect, the articles is really excellent : D. Just right activity, cheers

    Reply

Leave a Reply