Verilog HDL Program for Parallel In – Parallel Out Shift Register

Verilog HDL Program for Parallel In – Parallel Out Shift Register

1
2
3
4
5
6
7
8
9
module pipo(sout,sin,clk);
    output [3:0]sout;
    input [3:0]sin;
    input clk;
    dff1 u1(sout[0],sin[0],clk);
    dff1 u2(sout[1],sin[1],clk);
    dff1 u3(sout[2],sin[2],clk);
    dff1 u4(sout[3],sin[3],clk);
endmodule
Simulated Waveform for Parallel In – Parallel Out Shift Register
Simulated Waveform for Parallel In – Parallel Out Shift Register

544 Responses to “Verilog HDL Program for Parallel In – Parallel Out Shift Register”

  1. Owen Bellingshausen

    I do trust all the ideas you have presented for your post. They’re very convincing and can definitely work. Nonetheless, the posts are too quick for starters. Could you please prolong them a bit from next time? Thanks for the post.

    Reply
  2. Marilynn Storm

    Marketing has transformed to among the most asking for as well as essential components of needing to run a service. This inevitably suggests that the total results of your service is actually going to rely mostly on the efficiency of your ad campaign.

    Reply
  3. Gretchen Foulds

    you’re in reality a just right webmaster. The web site loading pace is amazing. It seems that you’re doing any distinctive trick. Also, The contents are masterwork. you’ve done a excellent activity on this matter!

    Reply
  4. Adan Luster

    Advertising has improved to one of the absolute most asking for and critical parts of having to run a service. This ultimately means that the total results of your company is actually heading to depend mainly on the performance of your marketing campaign.

    Reply

Leave a Reply