Verilog HDL Program for Decade Counter

Verilog HDL Program for Decade Counter.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
module mod10(qo,clk);
    output [3:0]qo;
    input clk;
    inv u1(qc,q3);
    inv u2(qb,q1);
    inv u3(qa,q0);
    and1 u4(j3,q1,q0,q2);
    assign k3=q0;
    and1 u5(k2,q1,q0);
    assign j2=k2;
    and1 u6(j1,qc,q0);
    assign k1=q0;
    assign j0=1'b1;
    assign k0=1'b1;
    jk1 u11(qo[0],j0,k0,clk);
    jk1 u12(qo[1],j1,k1,clk);
    jk1 u13(qo[2],j2,k2,clk);
    jk1 u14(qo[3],j3,k3,clk);
    assign {q3,q2,q1,q0}=qo;
endmodule
Simulated Waveform for Decade Counter
Simulated Waveform for Decade Counter

2 Responses to “Verilog HDL Program for Decade Counter”

Leave a Reply